
addr_reg_i
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
addr_reg_reg[6:0]
C
CE
D
Q
RTL_REG
ram_reg
WCLK
WE1
RA2[6:0]
WA1[6:0]
WD1[7:0]
RO2[7:0]
RTL_RAM
we
clk
address[6:0]
data[7:0]
q[7:0]